Forwarding Path Limitation and Instruction Allocation for In-Order Processor with ALU Cascading
نویسندگان
چکیده
منابع مشابه
Forwarding Path Limitation and Instruction Allocation for In-Order Processor with ALU Cascading
Much research focuses on many-core processors, which possess a vast number of cores. Their area, energy consumption, and performance have a tendency to be proportional to the number of cores. It is better to utilize in-order (IO) execution for better area/energy efficiency. However, expanding two-way IO to three-way IO offers very little improvement, since data dependency limits the effectivene...
متن کاملInstruction Recycling on a Multiple-Path Processor
Processors that can simultaneously execute multiple paths of execution will only exacerbate the fetch bandwidth problem already plaguing conventional processors. On a multiple-path processor, which speculatively executes less likely paths of hard-to-predict branches, the work done along a speculative path is normally discarded if that path is found to be incorrect. Instead, it can be beneficial...
متن کاملStatic and Dynamic Processor Allocation for Higher-Order Concurrent Languages
ion of the non-negative natural numbers. The correctness of the complete analysis then follows from the subject reduction result of [13] that allows us to lift safety (as opposed to liveness) results from the behaviours to safety results for CML programs. We also address the implementation of the second stage of the analysis. Here the idea is to transform the problem as speci ed by the syntax-d...
متن کاملDual-ALU Processor for Speech Signal Processing
This paper proposed a low-cost dual-ALU processor for speech recognition. It does not give an emphasis on sophistication but on low-cost solution. The dual-ALU architecture provides parallel calculation capability. For the consideration of chip size, the area of the second ALU is only half of the first ALU. We use hardware-software codesign method to implement the speech recognition. The featur...
متن کاملA RISC Processor with Extended Forwarding
The paper examines a simple conceptual modification of the operation unit of a RISC processor. We propose to substitute a part of the conventional general purpose register file by a shift register for all operation results. The presented approach allows to reduce the instruction size for a great deal of instructions and so the instruction stream, and it is also a promising approach to make the ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Journal of Low Power Electronics and Applications
سال: 2017
ISSN: 2079-9268
DOI: 10.3390/jlpea7040032